Veri cation of SDL Speci cations on the Basis of Stream Semantics
نویسنده
چکیده
This paper presents a new approach to the formal veri cation of SDL speci cations SDL is given de notational semantics based on the concepts of streams and stream processing functions in the formal framework of Focus The formalization of SDL revealed some aspects of SDL which are handled un precisely in the Z e g the concept of time and gives a solution to them The formal semantics is the starting point for a veri cation method for SDL speci cations Properties of SDL speci cations can now be proved in the mathematical logical framework of domain theory To document the use of the veri cation method we outline the results of a case study in which we proved the correctness of the SDL speci cation of the well known alternating bit protocol
منابع مشابه
Correctness by Construction: Towards Verification in Hierarchical System Development
In many approaches to the veri cation of reactive systems, operational semantics are used to model systems whereas speci cations are expressed in temporal logics. Most approaches however assume, that the initial speci cation is indeed the intended one. Changing the speci cation thus necessitates to nd an accordingly adapted system and to carry out the veri cation from scratch. During a systems ...
متن کاملSystem Speci cation and Veri cation Using High Level Concepts
This paper describes a sample modelling and veri cation session using SDL and SPIN modelchecker via the PEP tool. We will focus on the tight integration of all involved tools allowing the user to stay within his known environment of SDL speci cation. Thus the user need not know about the underlying Petri net or the Promela language even while formulating the properties to be checked.
متن کاملControl/Data- ow Analysis for VHDL Semantic Extraction
Model abstraction reduces the number of states necessary to perform formal veri cation while maintaining the functionality of the original model with respect to the speci cations to be veri ed. However, in order to perform model abstraction, we must extract the semantics of the model itself. In this paper, we describe a method for extracting VHDL semantics for model abstraction to improve the p...
متن کاملCorrectness of EÆcient Real-Time Model Checking
In this paper we describe the formal speci cation and veri cation of an eÆcient algorithm based on bitvectors for real-time model checking with the KIV system. We demonstrate that the veri cation captures the essentials of the C++ algorithm as implemented in the RAVEN model checker. Veri cation revealed several possibilities to reduce the size of the code and to improve its eÆciency. Categories...
متن کاملModel Abstraction for Formal Veri cation
As the complexity of circuit designs grows, designers look toward formal veri cation to achieve better test coverage for validating complex designs. However, this approach is inherently computationally intensive, and hence, only small designs can be veri ed using this method. To achieve better performance, model abstraction is necessary. Model abstraction reduces the number of states necessary ...
متن کامل